To provide fast digital communications systems, energy efficient, high-performance, low power is critical for decoding mobile receiver device. This paper proposes a low power optimization techniques in the Add Compare Select (ACS) unit for Space Time trellis codes (STTC) Viterbi decoder. STTC Viterbi decoder is used as a reference case. This paper discusses about how to lower the power in the ACS architecture, to optimize the Viterbi decoder STTC in reducing the total power consumption. Based on the results of design and analysis, power consumption Viterbi decoder modeling, low power system for STTC Viterbi decoder is proposed. Design and optimization of ACS unit in STTC Viterbi decoding is done using Verilog HDL language. Power analysis tools in the software Altera Quartus 2 is used for the synthesis of total system power consumption. Optimization strategy showed an increase of 83% power reduction compared to previous studies.
Introduction
In recent years, there has been an increasing complexity of digital portable communications. The 3G, WiFi or LTE air interface with Multiple Input Multiple Output (MIMO) schemes are examples of this trend towards more demand for computational power in the digital baseband, while limiting the impact on power consumption and chip size. In addition, the flexibility needed for new applications, such as Software Defined Radio (SDR) or Cognitive Radio (CR), showing more requirements in flexibility and portability. In the overall complexity of modern digital communication, channel decoding, and more specifically Viterbi decoding, is one of the complex computations and intensive memory components [1] . STTC Viterbi decoding implementation is complex and power consuming. In particular mobile terminal, receiver decoder is the energy constrained applications because it has limited energy resources such as portable devices. The base station is less energy constrained. However, all this application is a real time, and power optimization cannot be achieved with an unacceptable loss in performance. As a result, systems that meet the flexibility, performance and energy objectives, namely energy efficiency, the design must take into consideration [1] . For reasons of flexibility and multipurpose implementation of STTC Viterbi decoders, programmable devices are necessary. Complex Programmable Logic Devices (CPLD) execution is one solution to solve this problem, but it uses more power than specialized hardware for the same task. This is because the structure of the flexible connection, large control and memory used. Instead, the parameterized hardware implementation can meet the constraints of pure power, but cannot be adjusted at the time of programming for applications requiring high flexibility in design, such as software define radio (SDR) or the new code is not defined yet. In this paper, the CPLD for STTC Viterbi decoder design is considered for the case study of using the power reduction techniques and observing the effect on the system. Literature review of low power Viterbi decoder for STTC will be discussed in Part II. The proposed method is discussed in Section III. A power consumption analysis for ASIC is set out in Part IV. In Part V, the are compared with the previous literature review. Finally, the conclusion is discussed in Part VI.
Literature Review
Space-time trellis code Viterbi decoding algorithm is one of the most power drain algorithm [4] . There are different parameters related to power consumption in Viterbi decoders, such as the number of iterations, memory and computation complexity of the algorithm. Low power consumption by using both parts of the system and algorithm part. In algorithms optimization, including modification techniques in their algorithm, to reduce the complexity of computation or to reduce the power consumption. Examples of technique that reduce the computation is stopped criteria [3] and reduce the number of iterations. Therefore the power reduction techniques will sacrifice for the performance degradation. Some examples for reducing accesses data is sliding windows [3] and an inverse calculation [6] , which reduces power, but again at the expense of increased area and degraded performance. On the system level, the techniques are based mostly in architectural change to reduce operating power [7] . For example, using the quantization and recovery scheme [3] , which reduces the bit width, resulting in reduced computation, storage and power consumption to be reduced. Another example is the dynamic reconfiguration of channel conditions and thereby reduce computing power, but there was an increase in the area to its original configuration. Based on the literature review, two or three techniques have been used at different levels all together in an effort to have the most optimal power consumption, but many optimization techniques lead to a reduction in power consumption, but at the expense of performance and area. This is particularly important in the context of the considered application Viterbi decoding which various techniques and parameters is exist in the number of iterations. For this paper, an energy efficient design is important. In order to maintain the goal of the design, architectural engineering stage explored but does not affect the performance or area. 
Proposed Method
To be able to explore and apply techniques that are energy efficient, an ASIC [4] is used to study the case. This ASIC architecture contains 30 logic elements and specific instruction set support STTC code Viterbi all existing standards and new ones appear. Software from Altera Quartus II designers works used to be for ASIC design and MAX V board as the target hardware. The main part of the Viterbi decoder ASIC is made of three parts. The first part is the branch metric computation (BMC) receiver receives signals through multiple antennas and their decoding algorithm Viterbi decoding. The Viterbi algorithm is a maximum likelihood decoding method, where we can decode the information encoded by STTC minimum branch metric computation and
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Traceback From ACS accumulated depreciation through the Euclidean distance between the received symbol and the symbol candidates as shown in (1) .
The second part is Add Compare Select Unit (ACS). The Add Compare Select (ACS) unit is the component that consumes the highest area and power of the three blocks [4] . It computes newly calculated value of the state metrics every clock cycle. The new branch metrics values are added to the previous state metrics value to form the candidates for the new state metrics value [5] as shown in (2) . 0 = min 0 , + 1 , To solve this high power consumption issue in ACS unit, the four input minimum comparator without adder architecture are proposed as shown in figure 2. For this proposed architecture, the four branch metric inputs (BM) for four states are compared, and minimum value is selected and stored as ACSout. The equation for this architecture are shown in (3) . 0 = min 0 , 1 , 2 , 3
(3) 1 = min 0 , 1 , 2 , 3 2 = min 0 , 1 , 2 , 3 3 = min 0 , 1 , 2 , 3
After the minimum branch metric and its path value are determined, they are stored in register, and the last results are decoded using the trace back algorithm [7] . The path metric updater (PMU) is shown in figure 2 . The results from ACSout are stored in memory for path metric. Then the traceback process is starting to read the path metric in memory and decoded based on lookup table as shown in table 2. To summarize the ASIC, it gives a throughput of 50 MHz clock frequency with 0.18 µm technology and the power consumption is 0.07 mW.
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Power Consumption analysis
As a first step, a detailed analysis of the power consumption should be reviewed. Power analysis for CPLD chip is to maintain the level of hierarchy as defined in the RTL model is formed. By observing the power consumption in each block and at every level of the hierarchy starting from the top down hierarchy. As shown in Figure 3 below, the first step is RTL design model that will be completed. Further, this model will be synthesized with Altera Quartus 2 design compiler, using low power technology with technology um 00:18, 1.8V core voltage and temperature 25 ° C junction. Figure 4 shown the functional test result for the overall STTC Viterbi decoder. Xt1 and Xt2 and 2 bits input, clk is the 50 Mhz clock and Ct is the 2 bits decoder outputs. For the first clock cycle, the input Xt1 is 0, and Xt2 is 0 and the Ct output is 00. For the second clock cycle, the input Xt1 is 0, and Xt2 is 1 and the Ct output is 01. For the third clock cycle, the input Xt1 is 0, and Xt2 is 2 and the Ct output is 10. For the fourth clock cycle, the input Xt1 is 0, and Xt2 is 3 and the Ct output is 11. In table 3, the optimization technique with power consumption data is compared with the previous literature review. 
Figure 3: Power optimization Flow Chart
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